Skip to content
MJ

Curriculum vitae

Download PDF

Michał Jurek

Embedded Software Engineer

Łódź, Poland · +48 662 803 973 · michal.jurek220@gmail.com · github.com/michaljj · linkedin.com/in/jurekmichal

Professional summary

Embedded Software Engineer with 4+ years in safety-critical automotive ADAS software (ISO 26262, ASIL D, AUTOSAR) and ultra-low-latency 5G Layer 1 baseband development on custom ASIC platforms. I work in C, C++ and Assembly, but I am comfortable on both sides of the board edge: writing drivers and startup code, designing PCBs, and debugging with a scope or logic analyser when something does not add up.

Recognised internally in 2023 for exemplary performance and rapid professional growth.

Experience

  1. R&D Embedded Software Engineer — Ericsson, Łódź

    Nov 2025 — Present

    • 5G NR Layer 1 (physical layer) baseband software in C and Assembly for radio units, focused on ultra-low-latency signal processing in the data path close to the antenna.
    • Implemented beamforming, gain control and ripple compensation for time-critical pipelines on a proprietary ASIC platform.
    • Delivered accelerator synchronisation that reduced buffer sizes and removed stalls between processing stages, increasing throughput.
    • Migrated legacy hardware functionality to a new ASIC generation and wrote custom Assembly routines for internal accelerator architectures.
    • Verification across simulation and hardware: traffic and signalling configuration, timing and data-integrity analysis.
  2. R&D Embedded Software Engineer — ZF Automotive Systems Poland, Łódź

    Jun 2022 — Nov 2025

    • Safety-critical ADAS ECU software across multiple vehicle platforms, compliant with ISO 26262 (ASIL D) and MISRA C; technical leadership through code review.
    • Configured AUTOSAR (Vector MICROSAR) OS and basic software for real-time safety co-processors: scheduling, partitioning, peripherals.
    • Integrated CAN, LIN, Automotive Ethernet and DoIP communication stacks across vehicle networks.
    • Led cross-functional software/hardware bring-up of a new ECU prototype platform, cutting bring-up time.
    • Architected a safety-certified power-management component later reused across multiple customer projects.
  3. Service Technician — PentaPro Service, Łódź

    Jun 2021 — Jun 2022

    • Programmed Siemens PLCs (STEP 7) and Simatic HMI panels for production-line control and diagnostics.
    • Diagnosed and repaired industrial control cabinets, VFDs and pneumatic systems from electrical schematics.
    • Maintained Profibus, Profinet and Modbus fieldbus communication under LOTO and machine-safety standards.

Selected personal projects

  • 3-axis gantry CNC mill (LinuxCNC, Mesa FPGA, Fusion 360, Electrical design) — Designed and built a 3-axis machine for aluminium: Mesa 7i96S FPGA motion control, LinuxCNC with a real-time kernel, and VFD spindle integration.
  • Signal generator calibration: reverse engineering & repair (Python, PyVISA, Ghidra) — Reverse engineered legacy calibration software for an Agilent E4425B in Ghidra, reimplemented its procedures as open Python/PyVISA scripts, and repaired the sampler board.
  • USB Media Controller (C, FreeRTOS, TinyUSB, C++/WinRT) — Custom STM32F4 composite USB device (CDC + HID consumer control) with FreeRTOS and TinyUSB, plus a C++/WinRT companion app.
  • Smart LED controller (ESP32, KiCad, MQTT, C) — Custom ESP32 controller with my own PCB design and dual power-supply architecture, driving both analog and digital LED strips with MQTT integration into Home Assistant.

Skills

Languages:
C (MISRA C), C++, Python, Assembly (TriCore, custom ASIC ISAs), Bash
Automotive & safety:
ISO 26262 (ASIL D), AUTOSAR / Vector MICROSAR, OSEK, MISRA C, V-model, Functional safety
Telecom & DSP:
5G NR Layer 1, 3GPP, O-RAN, Beamforming, Gain control, Hardware accelerators, Low-latency signal processing
RTOS & operating systems:
Bare-metal firmware, FreeRTOS, AUTOSAR OS / OSEK, QNX, Embedded Linux
Hardware platforms:
Infineon Aurix TriCore, STM32, ESP32, TI TDA4 / Sitara, NVIDIA Orin, FPGA basics (VHDL)
Peripherals & drivers:
Low-level device drivers, DMA, GPIO / interrupts, Timers / PWM, Memory-mapped I/O
Protocols:
CAN, LIN, Automotive Ethernet, DoIP, USB (CDC/HID), UART, SPI, I²C, MQTT, Profinet, Profibus, Modbus
Debugging & tooling:
Lauterbach TRACE32, JTAG/SWD, GDB, CANoe / CANalyzer / CANape, DaVinci, vFlash, Tasking, Oscilloscope, Logic analyser, Git / GitLab / Gerrit, CMake, Make, Bazel, DOORS
Testing & quality:
HIL, SIL, Unit & integration testing, Static & dynamic analysis, V-model traceability
Electronics:
PCB design (KiCad), Schematic capture, Board bring-up, Component-level repair

Achievements

  • 2nd place, company-wide hackathon — led a team building a graph-based codebase indexer giving LLMs semantic awareness (LSP, MCP, embeddings, graph algorithms).
  • ZF internal recognition award (2023) for exemplary performance and rapid professional growth.

Education

  • BEng, Computer Science — University of Łódź, 2021 — 2025
  • Electronics & Telecommunications (coursework) — Technical University of Łódź, 2019 — 2021

Languages

Polish — Native | English — Professional working (B2/C1) | German — Basic (A2)

Latest version: https://jurekdev.com/cv/